


# Applications Note: SY8035 High Efficiency 5.5V, 5A, 1 MHz Synchronous Step Down Regulator Preliminary Specification

### **General Description**

SY8035 is a high-efficiency 1 MHz synchronous step-down DC-DC regulator IC capable of delivering up to 5A output current. SY8035 operates over a wide input voltage range from 2.7V to 5.5V and integrates the main switch and the synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction losses.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 1MHz switching frequency.

### **Ordering Information**



Temperature Range: -40°C to 85°C

Ordering Number	Package Type	Note
SY8035DBC	DFN3×3-10	

#### **Features**

- Low  $R_{DS(ON)}$  for internal switches (top/bottom):  $45/35m\Omega$
- Input voltage range: 2.7-5.5V
- 1 MHz switching frequency minimizes the external components
- External adjustable softstart limits the inrush current
- 100% dropout operation
- Power good indicator
- RoHS Compliant and Halogen Free
- Compact package: DFN3x3-10

## Applications

- LCD TV
- Access Point Router
- Notebook PC
- Server

# **Typical Applications**





Figure 1: Typical application circuit diagram (  $V_{OUT}$ =1.8V)



## Pinout (top view)



Top Mark: CXxyz (device code: CX, x=year code, y=week code, z= lot number code)

Top Mark. Chay, (device code. Ch, x year code, y week code, z tot number code)					
Pin Name	Pin Number	Pin Description			
EN	5	Enable control. Pull high to turn on. Integrated 1MQ pull-down resistor.			
GND	11	Ground pin.			
LX	1,2,3	Phase node pin. Connect this pin to the inductor.			
SVIN	8	Signal power input pin. Decouple this pin to GND pin with at least 1μF			
		ceramic cap.			
PVIN	9,10	Power input pin. Decouple this pin to GND pin with at least 22µF ceramic cap.			
FB	6	Output feedback pin. Connect this pin to the center point of the output resi			
		divider (as shown in Figure ) to program the output voltage:			
		$V_{OUT} = 0.6 \times (1 + R_1/R_2)$ .			
PG	4	Power good indicator(Open drain output). Low if the output < 90% of			
		regulation voltage; High otherwise. Connect a pull-up resistor to the input.			
SS	7	Softstart programming pin. Connect a capacitor from this pin to ground to			
		program the softstart time. $t_{SS}=Max(600\mu s, C_{SS}\times 0.6V/10\mu A)$ .			

# Absolute Maximum Ratings (Note 1)

Supply Input Voltage	0.3V to 6.5V
Supply Input Voltage Enable, FB Voltage	$0.3V$ to $V_{IN} + 0.6V$
Power Dissipation, PD @ TA = 25°C DFN3X3-10	2.6W
Package Thermal Resistance (Note 2)	
θ JA	38°C/W
θ ις	8°C/W
Junction Temperature Range	
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	
ESD Susceptibility (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
Dynamic LX voltage in 50ns duration	IN+3V to GND-4V

# **Recommended Operating Conditions** (Note 3)

Supply Input Voltage	2.7V to	5.5V
Junction Temperature Range	<b>-</b> 40°C to	125°C
Ambient Temperature Range	-40°C to	85°C



#### **Electrical Characteristics**

 $(V_{IN} = 5V, V_{OUT} = 2.5V, L = 0.47\mu H, C_{OUT} = 47\mu Fx2, T_A = 25^{\circ}C, I_{OUT} = 1A unless otherwise specified)$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		2.7		5.5	V
Shutdown Current	I <sub>SHDN</sub>	EN=0		0.1	1	μΑ
Quiescent Current	$I_Q$	$I_{OUT}=0, V_{FB}=V_{REF}\cdot 105\%$		150		μA
Feedback Reference	$V_{REF}$		0.591	0.6	0.609	V
Voltage				. ~		
FB Input Current	$I_{FB}$	$V_{FB}=V_{IN}$	-50		50	nA
PFET R <sub>ON</sub>	R <sub>DS(ON)-P</sub>			45		$m\Omega$
NFET R <sub>ON</sub>	R <sub>DS(ON)-N</sub>			35		$m\Omega$
PFET Current Limit	$I_{LIM}$		6			A
EN Rising Threshold	$V_{\rm ENH}$	.0	1.5			V
EN Falling Threshold	$V_{\mathrm{ENL}}$		<b>,</b>		0.4	V
Input UVLO Threshold	$V_{UVLO}$	, 0,			2.7	V
UVLO Hysteresis	$V_{HYS}$			0.2		V
Oscillator Frequency	Fosc	I <sub>OUT</sub> =1A		1		MHz
Min ON Time		<b>X</b> '		80		ns
Max Duty Cycle		100	100			%
Thermal Shutdown	$T_{SD}$	Shutdown temperature		150		°C
Temperature	1 SD	Hysteresis		10		C
Soft Start Time	+	C <sub>SS</sub> =100nF		6		ma
	$t_{SS}$	Without C <sub>SS</sub>		0.6		ms
Phase Node Discharge	D	X		40		Ω
Resistance	R <sub>DISCHG</sub>			40		22


**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\Theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.




# **Typical Performance Characteristics**





# **Block Diagram**





### **Operation**

SY8035 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching losses and conduction losses. With ultra low  $R_{\rm DS(ON)}$  power switches and proprietary PWM control, this regulator IC achieves a higher efficiency with high switching frequency to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

SY8035 senses the output voltage conditions for the fault protection. If the DC output voltage is about 3% over the regulation level, both switches turn off and remain in the off state. If the DC output voltage is below 33% of the regulation level, the internal soft start node and the error amplifier output are discharged. The frequency is folded back to about 30% of the nominal frequency and the current limit is folded back to 5.0A to prevent the inductor current from runaway and to reduce the power dissipation of the IC under short circuit conditions.

## **Applications Information**

Because of the high integration in SY8035, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{\rm IN}$ , output capacitor  $C_{\rm OUT}$ , inductor L and feedback resistors ( $R_1$  and  $R_2$ ) need to be selected for the targeted applications.

### Feedback resistor divider R1 and R2

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value between 10k and 1M is recommended for both resistors. If  $R_1$ =200k is chosen, then  $R_2$  can be calculated to be:

$$R_{2} = \frac{0.6R_{1}}{V_{\text{OUT}} - 0.6}(\Omega)$$

$$R_{2} = \frac{0.6R_{1}}{V_{\text{OUT}} - 0.6}(\Omega)$$

#### **Input capacitor Cin**

This ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)}$$
 (A)

This formula has a maximum at  $V_N = 2 \times V_{OUT}$  condition, where  $I_{CIN\ RMS} = I_{OUT}/2$ .

With the maximum load current at 5A, a typical X5R or better grade ceramic capacitor with 6.3V rating and more than two  $22\mu F$  capacitors can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the PVIN and GND pins. Care should be taken to minimize the loop area formed by  $C_{\rm IN}$ , and PVIN/GND pins.

A LIF ceramic capacitor needs to be added across SVIN and GND.

#### Output capacitor Cout

Both steady state ripple and transient requirements must be taken into account when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and greater than two  $47\mu F$  capacitors.

#### **Output inductor L:**

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum average input current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN\_MAX}})}{F_{\text{SW}} \times I_{\text{OUT\_MAX}} \times 40\%} (H)$$

where  $F_{SW}$  is the switching frequency and  $I_{OUT\_MAX}$  is the maximum load current.

SY8035 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.



$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN, MAX})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<15m  $\Omega$  to achieve a good overall efficiency.

#### **Enable Operation**

Pulling the EN pin low (<0.4V) will shut down the device. During shutdown, the SY8035 shutdown current drops to lower than  $0.1\mu A$ , Driving the EN pin high (>1.5V) will turn on the IC again.

#### **Power Good Indication**

PG is an open-drain output pin. Connect an above 100k pull-up resistor to  $V_{\rm IN}$ . PG pin will output high immediately after the output voltage exceeds 90% of normal output voltage.

#### **Soft Start Programming**

SY8035 provides an external soft-start pin that gradually raises the output voltage. The soft-start time can be programmed by the external capacitor across SS pin and GND. The chip provides a 10µA charge current for the external capacitor. The soft start time is calculated as:

tss=MAX(
$$600\mu$$
S, Css× $0.6$ V/ $10\mu$ A)

If a  $0.1\mu F$  capacitor is used, the typical soft-start will be 6ms. If leaving SS pin floating, the internal soft-start time will be 0.6ms.

#### **Load Transient Considerations:**

SY8035 integrates the compensation components to achieve good stability and fast transient responses. Adding a  $22pF\sim220pF$  ceramic capacitor in parallel with  $R_2$  may further speed up the load transient responses.

#### **Layout Design:**


To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC:  $C_{IN}$ , L,  $R_1$  and  $R_2$ .

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. The center pad of SY8035 is used as the GND, so it is desirable to make a ground plane layer on a multi-layer board. Reasonable vias are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance.
- The decoupling capacitor of PVIN and SVIN must be placed close enough to the pins. The loop area formed by the capacitors and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to improve the noise immunity.
- 4) The components  $R_1$ ,  $R_2$  and the trace connecting to the FB pin must NOT be adjacent to the LX node on the PCB layout to minimize the noise coupling to FB pin.

silergy Corr



# DFN3x3-10 Package outline




**Bottom View** 

Notes: All dimensions are in millimeters and exclude mold flash & metal burr.




# **Taping & Reel Specification**

## 1. DFN3x3-10 taping orientation



# 2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Reel width(mm)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN3x3	12	8	13"	12.4	400	400	5000

### 3. Others: NA